High Speed VLSI Implementation of a Serial-in Parallel-Out Finite Field Multiplier
Abhinav V. Deshpande
*
School of Electronics Engineering (SENSE), Vellore Institute of Technology (VIT), Vellore, Tamil Nadu (T.N.), 632014, India.
*Author to whom correspondence should be addressed.
Abstract
A high-speed VLSI implementation of a 4-bit serial-in parallel-out finite field multiplier is presented. The presented design performs the multiplication by using a recorded normal basis, a permutation of a type II optimal normal basis. The multiplier was realized in a 0.18 µm CMOS technology by using multiplies of pseudo NMOS. The multiplier was simulated, and functioned correctly up to a clock rate of 0.5 GHz. Already it was implemented by using multiplies of the area as compared to the other CMOS logic structures. The architecture has a very regular structure which greatly simplifies the VLSI implementation by using the CMOS logic structures. The performance of the multiplier was examined by using Mentor graphics tool and the model parameters of a 0.18 µm CMOS process.
Keywords: Immunogenetics, Finite field arithmetic, H-Y and H-2 antibodies, recorded normal basis, sex ratio, serial-in parallel-out finite field multipliers, binary field multiplication, CMOS logic structures, CMOS technology
How to Cite
Downloads
References
Namin AH, Leboeuf K. High speed hardware implementation of a serial-in parallel-out finite field multiplier using recorded normal basis.
Lidl R. Niederreiter H. Introduction to finite fields and their applications. Cambridge University Press, Cambridge, England; 1997.
Menezes AJ, Van Oorschot PC, Vanstone SA. Handbook of applied cryptography. CRC Press Series on Discrete Mathematics and its Applications. October 1996;816.
Lidl R, Niederreiter H. Finite fields. Addison-Wesley, Reading, MA; 1983.
Itoh T, Tsujii S. A fast algorithm for computing multiplicative inverse in GF (2m) using normal bases. Informative Computing. 1998;78:171-177.
Geiselmann W, Gollman D. Symmetry and duality in normal basis multiplication. in the Proceedings of Applied Algebra, Algebraic Algorithms and Error Correcting Codes Symposium. July 1998;230-238.
Wu H, Hasan MA, Blake IF, Gao S. Finite field multiplier using redundant representation. IEEE Transactions on Computing. 2002;51(11):1306-1316.
Sunar B, Koc CK. An efficient optimal normal basis Type II multiplier. IEEE Transactions on Computers. January 2001;83-87.
Sung Mo Kang, “CMOS Digital Integrated Circuits”
Uyemura JP. CMOS logic circuit design. Kluwer Academic Publishing; 1999.
Srivastava P, Pua A, Welch L. Issues in the design of domino logic circuits. in the Proceedings of Eighth Great Lakes Symposium on VLSI. February 1998;108-112.